International E-publication: Publish Projects, Dissertation, Theses, Books, Souvenir, Conference Proceeding with ISBN.  International E-Bulletin: Information/News regarding: Academics and Research

Analysis and Design of a Novel Junctionless Triple Metal Cylindrical Surround Gate (JLTM CSG) MOSFET

Author Affiliations

  • 1Department of Electronics and Communication Engineering, Motilal Nehru National Institute of Technology Allahabad, UP– 211004, INDIA
  • 2 Department of Electronics and Communication Engineering, National Institute of Technology Silchar, Assam – 788010, INDIA

Res. J. Recent Sci., Volume 2, Issue (6), Pages 23-31, June,2 (2013)


All transistors in use currently are based upon the laws of junctions. But due to dimensional scaling of the MOS transistors, the fabrication of the lower dimensional MOSFETs is becoming difficult due to the presence of the two junctions at source and drain sides. There is also decrement in the ON state current due to smaller dimensions of the transistors, since the current mainly flows through the inversion layer created at the SiO/Si interface. One alternate option for the improvement of the above mentioned characteristics was demonstrated by Colinge et. al. by Junctionless (JL) Transistors in the year 2010, which was conceptualized and patented by Lilienfield in 1925. The effect of the dimensional scaling on JL transistors are still to be explored in submicron regime. Being the depletion mode device, the JL devices are normally ON even in the absentia of the gate potential. So, to turn these devices OFF, one has to apply a gate potential. In this paper we propose a JL cylindrical surrounding gate (CSG) MOSFET using triple metal gate (TMG) structure to overcome this limitation of the Junctionless transistors. With the use of the TMG structure, many other parameters have also been observed to be improved. The analog and RF parameters of proposed junction less triple metal cylindrical surrounding gate (JLTM CSG) MOSFETs like transconductance, transconductance generation factor, intrinsic gain, early voltage, cutoff frequency, maximum frequency of oscillation, gain bandwidth product etc. have been verified to be also improved using the extensive 3D TCAD simulations.


  1. Lilienfield, J. E. Method and apparatus for controlling electric current. US patent, 1,745,175 (1925)
  2. Lilienfield, J. E. Device for controlling electric current. US patent, 1,900,018 (1928)
  3. Jean-Pierre Colinge et al, Nanowire transistors without junctions, Nature Nanotechnology, 5(3), 225 (2010)
  4. R. Rios, A. Cappellani, M. Armstrong, A. Budrevich, H. Gomez, R. Pai, N. Rahhal-orabi, and K. Kuhn, Comparison of Junctionless and Conventional Trigate Transistors With Lg Down to 26 nm, IEEE Electron Device Letters, 32(9), 1170-1172 (2011)
  5. Suresh Gundapaneni, Swaroop Ganguly, Anil Kottantharayil, Bulk Planar Junctionless Transistor (BPJLT): An Attractive Device Alternative for Scaling, IEEE Electron Device Letters, 32(3), 261-263 (2011)
  6. Chun-Jung Su, Tzu-ITsai, Yu-Ling Liou, Zer-Ming Lin, Horng-Chih Lin, Tien-Sheng Chao, Gate-All-Around Junctionless Transistors With Heavily Doped Polysilicon Nanowire Channels, IEEE Electron Device Letters, 32(4), 521-523 (2011)
  7. Pushpapraj Singh, Navab Singh, Jianmin Miao, Woo-Tae Park, Dim-Lee Kwong, Gate-All-Around Junctionless Nanowire MOSFET With Improved Low-Frequency Noise Behavior, IEEE Electron Device Letters, 32(12), 1752-1754 (2011)
  8. Te-Kuang Chiang, A Quasi-Two-Dimensional Threshold Voltage Model for Short-Channel Junctionless Double-Gate MOSFETs, IEEE Transactions on Electron Devices, 59(9), 2284-2289 (2012)
  9. Haijun Lou, Lining Zhang, Yunxi Zhu, Xinnan Lin, Shengqi Yang, Jin He, Mansun Chan, A Junctionless Nanowire Transistor with a Dual-Material Gate, IEEE Transactions on Electron Devices, 59(7), 1829-1836 (2012)
  10. Gupta Santosh Kumar, Baishya Srimanta, Novel characteristics of Junction less Dual Metal Cylindrical Surround Gate (JLDM CSG) MOSFETs, Res. J. Recent Sci, 2(1), 44-52 (2013)